FPGA Design Engineer

Implement RTL on Xilinx Ultrascale+ and Intel Stratix FPGAs for SoC prototyping. Perform synthesis, P&R, timing closure, and hardware debug.

Vivado Quartus Ultrascale+ DDR PCIe Verilog VHDL