Junior RTL Design Engineer - BLR

Entry-level RTL design for 0-2 years experience. Develop Verilog/SV code for digital IP blocks under guidance.

Verilog SystemVerilog Digital Design Lint Synthesis