RTL Design Engineer

Develop synthesizable RTL in Verilog/SystemVerilog for digital IP blocks. Perform lint/CDC analysis, implement micro-architecture specifications, and debug synthesis issues.

Verilog SystemVerilog Design Compiler Genus AMBA AXI Lint CDC