RTL Design Engineer - Bangalore

Develop synthesizable RTL in SystemVerilog for SoC IP blocks. Perform lint, CDC, synthesis, and work with verification teams for signoff.

Verilog SystemVerilog Design Compiler Genus AMBA AXI Lint CDC