Design Verification Engineer - Bangalore

Build UVM testbenches, create coverage plans, and run regression for complex SoC IPs. Debug failures and drive coverage closure.

UVM SystemVerilog Assertions Coverage VCS Xcelium AMBA