Emulation Engineer - US

Boise Avecas Technologies Design Verification 6+ yrs
Full-time

Job Description

Set up and maintain Palladium Z2/Veloce Strato emulation for pre-silicon SoC validation. Optimize compile and runtime performance.

Required Skills

Palladium Veloce Emulation Speed Adapters TLM
Domain
Design Verification
Location
Boise
Type
Full-time
Posted
Jun 5, 2026

Apply Now

Fill in your details below to apply for this position
Back to All Jobs

Our Global Presence

Delivering VLSI excellence from five strategic locations worldwide

🇮🇳
Hyderabad, Telangana
India  ·  Headquarters
4th Floor, Radhe Heights,
Madhapur, Hyderabad 500081
🇮🇳
Bangalore, Karnataka
India
Design Center,
Bangalore 560001
🇺🇸
Sheridan, Wyoming
United States
30 N Gould St Ste R,
Sheridan, WY 82801
🇬🇧
Suffolk, England
United Kingdom
82A James Carter Road,
Mildenhall, Suffolk, IP28 7DE
🇲🇾
Penang
Malaysia
VLSI Design Center,
Penang, Malaysia